InGaAs with embedded ErAs nano-particles is a promising material for thermoelectric applications. The incorporation of erbium arsenide metallic nanoparticles into the semiconductor can provide both charge carriers and create scattering centers for phonons. Electron filtering by heterostructure barriers can also enhance Seebeck coefficient by selective emission of hot electrons.
Introduction
The Seebeck coefficient of thermoelectrical material is of great importance for thermoelectrical devices working either as coolers or generators. For TE coolers, the cooling power is proportional to the Seebeck coefficient of the element material, and the output power of thermal-toelectricity power generator is proportional to the square of the Seebeck coefficient.
Superlattice structure can enhance thermoelectrical device performance by the selective emission of hot carriers above the barrier layer thorough thermionic emissions 1 . And the figure of merit ZT of a semiconductor can also be improved by incorporating of semi-metallic nano-particles into the material to form phonon scattering centers and increase carrier concentration 2 . The metal-based superlattices with tall barriers can achieve a large effective thermoelectric figure of merit by electron filtering 3 . In-plane and cross-plane Seebeck coefficient for superlattices are usually different, mainly because of filtering effects. The in-plane Seebeck coefficient measurement is straightforward: building up a temperature difference across the sample and measuring the output voltage. By comparison, the measurements of cross-plane Seebeck coefficient are more obscure, for the temperature difference across superlattice layer of a few microns can not be directly measured preciously. In our previous work, we used the same device pattern and measured SiGe/Si superlattice cross-plane Seebeck coefficients 4 . In this paper, we report the measurements of cross-plane Seebeck coefficients of ErAs/InGaAs superlattices.
Materials Growth and Structure
Four ErAs/InGaAs superlattice samples were grown using a Varian Gen II molecular beam epitaxy system on (100) ntype InP substrate. Figure 1 and the compositions of the four samples are shown in table 1. 
Device fabrication
We fabricated the test patterns both on superlattice and substrate. The device was fabricated with first forming a 3µm-mesa by etching the superlattice layer down to the InP substrate using reactive ion etching. Ni/GeAu/Ni/Au layers were used as contact metal on both n and p type ErAs/InGaAs superlattice on the top of the mesa and InP substrate at the bottom of the mesa. 1µm-thick Ti/Au heater wires were formed on top of contact area. The heater wire and contact metal layer were isolated using 300 nm SiO 2 /SiN double layers. As devices sit both on top of the superlattice mesa and on the substrate, cross-plane Seebeck of the superlattice and the Seebeck of bulk InP substrate can be measured using these devices. Figure 2 is the CCD picture of these Seebeck measurement devices. Figure 3 illustrates the measurement set-up. 
Results and Discussions
The measurement of bulk Seebeck for the InP is straight forward using the devices sitting on the InP substrate. When current was applied through the device heater wire, there's a temperature rise beneath the wire area. By measuring the temperature difference ∆T and voltage output ∆V between this heater wire point and another metal contact, the Seebeck coefficient α = ∆V/∆T can be known. Figure 4 shows the measurement results. The Seebeck coefficients for the four samples from #1 to #4 were measured as 162.96 µV/K, 171.40 µV/K, 161.35 µV/K and 160.70 µV/K respectively using devices sitting on the InP substrate. When one device sitting on top of the superlattice and one electrode on the InP substrate are used for the measurement, the results are the combination from both 2.1 µm superlattice and InP substrate. This combinational Seebeck coefficient, α combo can be described as α combo ∆T = α SL ∆T SL + α sub ∆T sub , where ∆T is the total temperature dropping from the top of the superlattice to the InP substrate, ∆T SL and ∆T sub are the temperature dropping across the superlattice and InP substrate respectively; α SL is cross-plane Seebeck coefficient of the superlattice, and α sub the InP substrate Seebeck coefficient, and the temperature relationship is ∆T = ∆T SL + ∆T sub . The measurement results of the combination Seebeck coefficient for sample 1, 2, 3 and 4 are shown in figure 3 and the measurement results of combinational Seebeck coefficients are 284.14 µV/K, 248.72 µV/K, 213.55 µV/K and 196.95 µV/K for samples 1, 2, 3 and 4 respectively.
In our device patterns for the cross-plane Seebeck measurement, the values of ∆T, ∆V and α sub are measured directly, where ∆V is the output voltage at the two points with temperature difference ∆T. The voltage ∆V can be expressed as ∆V = α SL ∆T SL = α sub ∆T sub , and the α SL can be known only when the temperature dropping ∆T SL or ∆T sub or the ratio ∆T SL /∆T sub is know. Figure 4 shows that calculation of and ∆T = ∆T Sl + ∆T sub 3D thermal simulations were carried out to find the temperature difference ratio of ∆T SL /∆T using ANSYS  multiphysics module. As the Seebeck coefficient measurements are static, no other thermal effects, such as Peltier or Thomson, will occur. The thermal properties needed to know for the simulations are material thermal conductivities. In our experiments, the thermal conductivities of ErAr/InGaAs, SiO 2 , and SiN were measured using 3ω method 5, 6 . Our thermal simulation results show that the temperature difference ratio of ∆T SL /∆T for our devices is around 0.5, thus the cross-plane Seebeck coefficients for sample 1, 2, 3 and 4 are 405.32 µV/K, 326.04 µV/K, 265.75 µV/K and 232.40 µV/K respectively.
As the above measurements were on device patterns, which assume that the temperature measured on top of the heater wires is very close to the temperature at the superlattice/metal interface, so the Seebeck coefficients of the InP substrates for sample 1, 2, 3 and 4 were re-measured for calibrations: the 520 µm strip samples were lapping down at the superlattice surface to 470 µm to totally remove the superlattice, then the sample was placed on two thermoelectrical coolers which were set at two different temperatures T 1 and T 2 . The voltage and temperature at the two ends of the sample was measured with a multimeter and two thermal couples simultaneously. The diagram of measurement setup is shown in figure 7. By comparing results in two methods, there's a difference of 0.2031, 0.2279, 0.2209 and 0.1998 between the two measurements for sample 1, 2, 3 and 4 respectively. The device pattern measurement result values are about 20% less than those using two thermoelectric cooler setup. The reason for these is that the temperatures measured using device patterns were about 20% higher than the real temperatures at the InP/metal interfaces. The differences of 0.2031, 0.2279, 0.2209 and 0.1998 were used as calibration factor for the combinational Seebeck coefficient results shown in figure 3 using device patterns. The figure 8 shows the cross-plane Seebeck coefficient values after the calibrations. The Seebeck coefficients are 508.61 µV/K 422.25µV/K, 341.07µV/K and 290.42µV/K when the temperature ratio of ∆T SL /∆T is 0.5.
Conclusions
Four ErAs/InGaAs superlattice samples were grown using molecular beam epitaxy with different silicon doping levels. Devices were fabricated and the combinational Seebeck coefficients were measured. The temperature ratio of ∆T SL /∆T for the devices was determined with ANSYS  simulations.
The InP substrates of the samples were measured using thermoelectric cooler setup for calibrations. The cross-plane Seebeck coefficients of the ErAs/InGaAs superlattices for the four samples 1, 2, 3 and 4 are 508.61 µV/K 422.25 µV/K, 341.07 µV/K and 290.42 µV/K. respecitively.
